Midterm Examination

Tuesday, October 28, 2003

7:00 PM

Time Allowed: 2 Hours

Materials allowed: Laboratory Notebooks, Calculators

Instructions:

- Answer all questions in the space provided (use page backs for rough work if necessary)
- State your assumptions; show all relevant work. Box, circle or otherwise highlight your answers where appropriate. For multiple choice, circle the correct answer.
- Put your <u>name</u> and <u>student number</u> on each page; (we may separate them for marking purposes)
- Refer to the last page for relevant product data when required
- Weighting for each question is indicated in the left margin (Total marks: 120)


(Marker's use only.)

(warker s use only.)									
S. L.	BJT	2 nd Ord	Fourier	Op A	FET	Total			
ا ^م ر /19	2\/22	3 0 /21	1Ġ /20	ام /20	10.5	105.5			


Name:_	Chris	Mullens	
Student N	lumber:	321411	

Timing in Sequential Logic


[4] 1.1). The sketch at right show the input and output waveforms for a logic gate (inverter). On this sketch indicate the propagation delays, t_{PHL} , t_{PLH} , the rise time, t_r , and the fall time, t_f .




1.2) The following circuit is setup using a hex inverter. The output of the circuit is show in [4] the oscilloscope trace at right. Estimate the average propagation delay for one of the inverters.



T= 3 drivens x 100 ns/ dN



- 1.3) The Power Delay Product (PDP) is used as a figure of merit to compare logic families. [1] It can be defined as (choose the best answer):
 - a) the average propagation delay multiplied by the average power dissipation of a gate,
 - b) the average power consumption of a gate multiplied by the time it is active,
 - c) the power consumed by a logic gate multiplied by the time it takes for the output to stabilize,
 - d) the instantaneous power consumed by a gate integrated over the average transition time for the gate (e.g. $\int Pdt$).
- 1.4) Indicate the correct placement of a speed-up capacitor and a bypass diode on the simple [2] transistor inverters snown in the accompanying diagrams.



Speed-up Capacitor

Bypass Diode

Name: Unil Millers

- [4] 1.5) Note: Do either part a) or part b), not both.
 - a) Consider the timing requirements for a 7474 dual D-type flip-flop.

 $t_{Setup} = 20nS$

 $t_{Hold} = 5nS$

 t_{PHL} - from CLK to Q = 40nS

 t_{PLH} – from CLK to Q = 25nS

t_{PHL} - from DC Set / Clear to Q = 40nS


 t_{PLH} – from DC Set / Clear to Q = 25nS

 $t_{wait(L)}$ – CLK low time = 37nS

twait(H) - CLK high time = 30nS

twait(L or H) - DC Set / Clear = 30nS


- i) Assuming Q is low, what is the minimum time that should be allowed after a CLK pulse for Q to change to a high state? 25 ns L
- ii) Assuming Q is high, what is the minimum time that should be allowed after a CLK pulse for Q to change to a low state? Hons



[4] b) Consider the "touch switch" circuit made using a TTL clock and a D-type flip-flop in the Sequential Logic Laboratory. Explain briefly how a capacitance, C, connected to the CLK input and a resistance, R, connected between the CLK and Q inputs will enable the flip-flop to change state

[4] 1.6) Draw the waveforms for Q and the output, B, for the simple logic circuit shown at right

(Assume propagation delays are insignificant and Preset and Clear are set for operation.)



Assume Positive Edge Vigger

Note: there might be an issue indicated (i.e. might not clock it logic)

Name: (W) \\evs

Student # Page 3 of 14

[2]

[2]

[2]

[2]

[1]

U

BJT Amplifiers

10V 2.1) Use the circuit show at right to answer the following problems. Assume $V_{BE} = 0.7$, $I_C \cong I_E$, and $V_T = 25 \text{mV}$. R₁ ≸ 10k ₹ a) Calculate the DC value of the collector current I_C. VB=R4 (10V) = 2.2.(10)= 1.8333V =7 VE=1.933-0.7V=1.133V b) Calculate the DC value of the collector-emitter voltage V_{CE}. VCE= VCC - IdRs+R6) = 10V - (1.133 m +) (3.6 k+1k) | VCE = 4.79V| c) Calculate the AC input impedance (Zin) of the circuit as seen by the signal source. Rin = 10k + 5k / 2.2k / 10k / 10kd) Calculate the magnitude of the unloaded AC voltage at the collector if the input signal is $3V_{pp}$. Gain = 3.6x

Voider Affervation: $\frac{3.52}{1.13200}$ (a) Gain + Input Attenuation = 3.52 × 0.115 = 0.1

Ve (tage Divider Affervation: $\frac{5 \times 12.2 \times 10 \times 10}{1.022} \times \frac{1.31}{1.022} \times \frac{1.31}{1$ -3.52×0,115 = 0.405 (0.405 X34PP) = 1.215 VFF nodes B and C with the load in place. Gain = 3.6k 3.52 3,52×0,5814 Atknostra due to Output impedence. \$ 5 Kload. = 5 K = 0.5814 2.2) A blocking capacitor is required at the input of a BJT amplifier in order to a. increase the gain of the amplifier. b. eliminate high frequency oscillations. c. make more work for students. u. prevent une signal source from shorting une base bias voltage. 2.3) Calculate the minimum value of an input blocking capacitor if the input impedance of the amplifier is Rin = $10 \text{ k}\Omega$ and the lowest signal frequency is 500 Hz.

[2]

Capacitus Impedance should be (10% that of the input at lovest frequency. : Rmin = $\frac{1}{2\pi fC}$ = 1 Kr | $C = (1 \text{ Kr})(2\pi) \text{ Koo}$)


Multer's Student # C = 318 nF minPage 4 of 14 Name: __ M \ \ev\\$


[3]

+10V

2.4) Consider the BJT bias circuit shown at right.


a) The collector current is measured to be $I_C = 2.0 \text{ mA}$. Calculate the DC values of I_1 , V_B , and V_C .





- b) The circuit shown can be used in one of the following configurations:
 - (i) Common emitter amplifier
 - ii) Common collector amplifier
 - iii) Common base amplifier

Redraw the circuit for one of these configurations with the appropriate input and output signals.



- c) For the configuration chosen in b), calculate the parameters for the amplifier specified below:
 - i) Common emitter voltage gain A_{ν} , and output impedance R_{out} .
 - ii) Common collector voltage gain A_{ν} , and input impedance R_{in} .
 - iii) Common base voltage gain A_{ν} , and input impedance R_{in} .

[2]

[1]

[1]

- 2.5) A common collector amplifier typically has:
 - e. Large gain, small R_{in}, small R_{out}
 - (buffer) f. Unity gain, large Rin, small Rout
 - g. Unity gain, small Rin, small Rout
 - I Inity min, larna D., larna D.

Name: _ Mllens

Student # 72 [4]

System 1

If they were together

: farther apart wider. they get, 12 2, 282

V(s)

Second Order Systems

e(s)


- [2]
- 3.1) i) Two second order systems have roots as shown in the figure. Which of the following relationships is correct?

Where ξ_i is the damping factor of system i

- ii) Both systems are:
- a) critically damped
- b) over-damped
 - c) under-damped




- 3.2) For the circuit shown at right, derive: (Assume ideal components)
 - a) the transfer function $\frac{V(s)}{e(s)}$ in terms of R, L, and C.



b) the characteristic equation in terms of R, L, and C

$$\begin{bmatrix} S^2 + S \frac{R}{L} + \frac{1}{Lc} = 0 \end{bmatrix}$$

c) ω_n , σ , ξ in terms of R, L, and C




Name: _ M Mens

Student # 3214 | Page 6 of 14

3.3) The diagram at right shows a frequency response of a series resonant R-L-C circuit.

[2] a) From this diagram, determine the ½ power bandwidth frequencies (f_1, f_2) .



b) If the resistance, R is increased, the [1] centre frequency is

i) increased ii) decreased ideally (iii) unchanged)

[2]


[4]


3.4) The accompanying graph shows an underdamped system response.


a) What is the percent overshoot

$$\frac{5\sqrt{2}}{5\sqrt{1}} = \frac{0.6\sqrt{2.5}}{2.5\sqrt{2.5}}$$
= 0.24
= 24%

b) What is the damping factor (ξ) ?







Horizontal scale: 100nS / div


$$T = \ln\left(\frac{V_3}{V_2}\right) = \frac{\ln\left(\frac{0.4V}{0.6V}\right)}{-200 \text{ ns}} = 2027 \text{ Krad/s}$$


$$Wd = \frac{1}{\Delta t} = \frac{2\pi}{toons} = \frac{31.4 \times 10^6}{almost!}$$

Name: Millers


Fourier Analysis

4.1) Consider the input waveform and circuit shown below:





- a) The input voltage e_i is a square wave of 10 Vp-p. Predict the 3rd harmonic components of the output wave form in rms.
- [3] b) What type of filter is this circuit?
- [1] c) Sketch the output wave form e_o .



$$= \frac{110 \times n}{13884.95 + 11000}$$

$$= 0.896$$

(C)


Integral.

Naybe Oc offset.

Student # 32141 Page 8 of 14

Name: Millers

4.2) a) Find the 3rd harmonic component in [8] rms of the following wave form using DFT. Use $\Delta t = 0.02$ sec. i.e.(8 samples) Cos




b) Compare the 3^{rd} harmonic component calculated using DFT with the exact value (0.5 volt). [2]

Note: the wave form is $V = \sqrt{2} \cdot (3) \sin(2\pi f \cdot t) + \sqrt{2} \cdot (0.5) \sin(2\pi f \cdot 3 \cdot t)$ Where: f = 1/0.14 Hz, this formula maybe used to find the samples values.

Only third. (52/(0.5)(527534)

Operational Amplifiers


[4] 5.1) Determine the input impedance, Z_{in} , and the voltage gain, A_{v} for the following operational amplifier circuit.



loka


(ascade = + 10 V

Design a circuit with the same Z_{in} and A_v but using only <u>one</u> OP Amp.




5.2) The circuit at right is set up to measure the [4] common mode gain. The input signal, $v_i = 10 \sin(3770t)V$, and the output, v_o is measured to be 158.7sin(3770t)mV. Calculate the Common-mode Rejection Ratio (CMMR) in db. (Note: Assume all resistance are perfect values - i.e. no tolerance)

> CMMR: 56 dBDiffinode Gash = 10. $201ag(\frac{10}{0.0158})$ Commorde Gain - 0.158 = 0.0158



- 5.3) Given the op-amp active filter at right, calculate: [4]
 - i) the expected Quality Factor, Q: 5.45×1

(i) Q= 150 = 6701.6Hz



fo= 6701.6 Hz

Name: Mullers

Student # 22141 | Page 10 of 14



.0047uF


[5] 5.4) The output of an active filter is shown on the HP3580A Spectrum Analyzer display pictured at right. The settings on the instrument were as follows:

Vertical settings:


Scale: 1db/div sensitivity: -10db


Horizontal Settings:


Resolution Bandwidth: 30Hz Freq span/div: .2kHz Centre Frequency: 4739Hz Sweep Rate: .2S/div



5 div x . 2 KHZ= 1 KHZ







-30

-60

-70

-80

-90


- [1] 5.5) In the lab you measured a property of non-ideal op-amps called the slew rate. What does this value refer to?
 - 1) The maximum frequency of the input signal when the input signal is a square wave.
 - 2) The maximum rate of change of the output voltage.
 - 3) The bandwidth of the op-amp.
 - 4) How fast the op-amp can charge a capacitive load.
- 5.6) A non-inverting amplifier is designed to have a voltage gain of 40dB. The unity gain [2] bandwidth of the op-amp used to build the circuit is 3 MHz. What is the bandwidth of the amplifier?
 - 1) 75 kHz
 - 2) 300 Hz
 - 3) 6 kHz_ (4) 30 kHz


20/0s/gan) = 40

40dB=> 10 = 100 Gain.

FET Amplifiers

6.1) The frequency response of the FET amplifier shown below is sketched in the attached [6] graph. Note that the input signal has been measured at the gate of the FET.






a) What is the output impedance R_{out} of the amplifier?

b) Calculate the values for the break frequencies f_{p1} , f_z , and f_{p2} .

c) Calculate the value of the gain A_M above frequency f_{p2} ?

6.2) The frequency response of a circuit is measured using the HP3580A Spectrum Analyzer [4] (see attached sketch). Trace 1 shows the magnitude of the tracking oscillator signal. The tracking oscillator signal is fed into the input of the circuit and trace 2 is measured at the output of the circuit. The relevant instrument settings are listed in the table.



Vertical settings: Scale: (10 dB/div) Sensitivity: 7+20

Horizontal settings: Resolution Bandwidth: 30 Hz Freq Span / div: 0.5 kHz Center Freq: 2.5 kHz

a) What is the frequency of the resonant peak?

b) What is the circuit gain at the peak frequency?

c) What is the circuit gain at a frequency of 5 kHz?

Student # 3214 | Page 12 of 14

[6] 6.3) Consider the FET bias circuit shown below.

$$|D = 100 \text{ mA}$$

$$|D = 100 \text{ mA}$$

$$|D = 5 \text{ V}$$

$$|D = 100 \text{ mA}$$

$$|D = 100 \text{ mA$$

a) Determine the values of R_1 , R_2 , R_D and R_S to achieve an output impedance of 50Ω and an input impedance of $50 k\Omega$.

b) Calculate the unloaded voltage gain of this amplifier?

$$\frac{-RD}{4m+Rs} = \frac{-50}{2+50} = \frac{1}{-0.9615}$$

c) The frequency response of the unloaded circuit is to be measured using an oscilloscope probe at the output of the amplifier. Calculate the expected low frequency cutoff of the amplifier.

d) Based on your experience in the lab, what must be connected between the tracking oscillator output and the circuit input in order to measure the frequency response with the Spectrum Analyzer.

- Measure unloaded output voltage,

 Add load, adjust until 1/2 original
 series
 Voltage, Relead = Rout